158
9152BINDCO02/10
ATA8743
The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit
in ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuously
reset when ADEN is low.
When initiating a single ended conversion by setting the ADSC bit in ADCSRA, the conversion
starts at the following rising edge of the ADC clock cycle.
A normal conversion takes 13 ADC clock cycles. The first conversion after the ADC is switched
on (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry.
The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conver-
sion and 14.5 ADC clock cycles after the start of an first conversion. When a conversion is
complete, the result is written to the ADC Data Registers, and ADIF is set. In Single Conversion
mode, ADSC is cleared simultaneously. The software may then set ADSC again, and a new
conversion will be initiated on the first rising ADC clock edge.
When Auto Triggering is used, the prescaler is reset when the trigger event occurs. This assures
a fixed delay from the trigger event to the start of conversion. In this mode, the sample-and-hold
takes place two ADC clock cycles after the rising edge on the trigger source signal. Three addi-
tional CPU clock cycles are used for synchronization logic.
In Free Running mode, a new conversion will be started immediately after the conversion com-
pletes, while ADSC remains high. For a summary of conversion times, see Table 25-1 on page
159.
Figure 25-4. ADC Timing Diagram, First Conversion (Single Conversion Mode)
Figure 25-5. ADC Timing Diagram, Single Conversion
Sign and MSB of Result
LSB of Result
DC Clock
DSC
Sam le & Hold
DIF
DCH
DCL
ycle Number
DEN
1
2
12
13
14
15
16
17
18
19
20
21
22
23
24
25
1
2
First Conversion
Next
Conversion
3
MUX and REFS
MUX and REFS
Conversion
1
2
3
4
5
6
7
8
9
10
11
12
13
Sign and MSB of Result
LSB of Result
DC Clock
DSC
DIF
DCH
DCL
ycle Number
1
2
One Conversion
Next Conversion
3
Sample & Hold
MUX and REFS
Conversion
Complete
MUX and REFS
Update
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
ATAVRRZ200
KIT DEMO AT86RF230
AV101-12LF
ATTENUATOR HIP3 0.70-1GHZ 8-SOIC
AV102-12LF
ATTENUATOR HIP3 1.7-2GHZ 8SOIC
AV113-12LF
ATTENUATOR HIP3 2.1-2.3GHZ 8SOIC
AXUV100G
SENSOR ELECTRON DETECTION
B0205F50200AHF
XFRMR BALUN RF 200-500MHZ 1608
B0310J50100AHF
XFRMR BALUN RF 300-1000MHZ 0805
B0322J5050AHF
XFRMR BALUN RF 300-2200MHZ 0805
相关代理商/技术参数
ATAB5275
功能描述:射频开发工具 LF Tx Antenna driver board (TPMS) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5276
功能描述:射频开发工具 1A Antenna Driver Demoboard RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5278
功能描述:射频开发工具 LF Tx Antenna driver board (PEG) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5279
功能描述:射频开发工具 LF Transmitter with ATA5279 RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5282
功能描述:BOARD EVAL LF 125KHZ ANT DVR 3CH RoHS:是 类别:RF/IF 和 RFID >> RFID 评估和开发套件及电路板 系列:Smart RF 产品培训模块:M24LR64 Dual Interface EEPROM 标准包装:1 系列:- 类型:读取器模块 频率:13.56MHz 适用于相关产品:M24LR-64-R 已供物品:2 根基准天线，I2C 和 RFID 读取器，样品 其它名称:497-10480
ATAB5283
功能描述:射频开发工具 LF Rx Board 1 channel (TPMS)
RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5423-3-B
功能描述:射频开发工具 UHF Transceiver Base station Board 315MHz
RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5423-3-WB
功能描述:射频开发工具 UHF TRx Application Board 315MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V